

A Novel Design of 7-Level Diode Clamped Inverter

¹Layth Mohammed Abd Ali, ²Haider Ahmed Mohammed and ²Husam Abdulhusein Wahhab

¹Quality Control Laboratory, University of Kufa, Al-Najaf, Iraq

²Faculty of Engineering, University of Kufa, Al-Najaf, Iraq

Abstract: A novel design of 7-level Diode Clamped Inverter (DCI) with one voltage source, 6 capacitors in series connected in parallel with the source, 12 diodes and 6 switches is presented with a new strategy using direct pulse generator with logic points to operating the proposed inverter are introduced. This study discusses the main features of 5 and 7-level DCI and some technical problems such as losses, cost and Total Harmonic Distortion (THD). Experimental results and simulations of the inverter with the control strategy are presented in MATLAB/Simulink to assure the efficiency of this logic control process.

Key words: 7-level DCI, pulse generator, THD, strategy, simulations, inverter

INTRODUCTION

Since, the previous century, a Multi-Level Inverter (MLI) was bounded to simple levels with time, growing applications, devices that be based on the MLI as an incoming type of power converters changed these simple circuits to a complex form with higher levels.

A MLI is widely used because it can eliminate the need for a step-up transformer and reduce O/p waveform harmonics especially when it greater than three levels. MLI divided into three topologies (common on voltage source) (Colak *et al.*, 2011; Lega, 2007):

- Flying capacitors inverter. Using capacitors to carry a little amount of voltage to the switches
- Diode-clamped inverter. Using diodes to carry a little amount of voltage which leads to reducing the stress on switches
- Cascade H-bridge inverter. Using capacitors and switches with minimal components

Multi-level DCI who used in many implementations, especially at high power circuits because it has many concession at the essential frequency it supply the high qualification for switching.

The main advantage of using clamping dc bus voltage by using diodes it gives a limited value of voltage (achieving steps in O/p voltage), thereby, it minimizes the stress on other devices is the main concept from using diodes in DCI. Quality of O/p voltage gets better by increasing voltage levels number while the o/p waveform is nearer to sinusoidal.

Major benefits of DCI:

- Avoid needing filters when harmonics is minimum, this achieved by using high levels
- Efficiency is better due to all devices switched on essential frequency
- Simplicity in control strategy

Major DE benefits of DCI:

- Required a huge number of clamping diodes when levels number rise up
- Difficulty in control the real power inflow of the nonesuch converter

When these levels rise up extra than five level, be troublesome cause it needs more elements, leads to more losses, cost and complication in switching control and structure (Rodriguez *et al.*, 2002; Lin and Chen, 2002; Holmes and McGrath, 2001; Bouhali *et al.*, 2007), on the contrary THD be less when the level increase (Bowes and Holliday, 2006). Circuit components of the n-level DCI (Rashid, 2009; Mohan *et al.*, 2003):

$$[(n-1)] \text{ Capacitors} \quad (1)$$

$$[(n-1)(n-2)] \text{ Diodes} \quad (2)$$

$$[2(n-1)] \text{ Switches} \quad (3)$$

Thereby, 3-level DCI configured from two capacitors, two diodes and four switches as in Fig. 1. The 5-level DCI configured from 4 capacitors, 12 diodes and 8 switches. The 7-level DCI configured from 6 capacitors, 30 diodes and 12 switches and so on.




Fig. 1: The 3-level DCI

MATERIALS AND METHODS

Inverter operation (literature review)

The 3 level DCI using Pulse Width Modulation (PWM): DC voltage source rated as a fixed source, the voltage for each capacitor is same ($V_0/2$) the capacitors connected in series and in parallel with the voltage source. Thereby, the voltage on each switch is $V_0/4$.

Step 1 ($t = t-t$) (Fig. 2): S_1 and S_2 are ON (for $D/2f$ period). Energy flows from the dc-link capacitor C_1 to O/p load. I/p currents rise and the voltage at O/p diode bridge is zero. The supply voltage is assumed to be constant within a switching cycle (due to high switching frequency). Where, f is switching frequency and D is duty cycle.

Step 2 ($t = t-t$) (Fig. 3): S_1 is OFF and S_2 remains ON. This step ends when current approximately reaches zero and lasts for $\Delta s, k/2f$ amount of time:

$$\Delta s, k = (|V_k|D) / (V_{bus} - |V_k|) \quad (4)$$




Fig. 2: Step 1 ($t = t-t$)

$\Delta s, k$ = normalized period of step 2. This step time varying duration with one ac line-period. $\Delta s, k$ must satisfy $[(\Delta s, k+D)<1]$ for any load conditions and any interval k . To ensure a discontinuous I/p current:

$$V_{bus} > (|V_k| / (1-D)) \quad (5)$$

Step 3 ($t = t-t$) (Fig. 4): Primary current circulates through D_1 and S_2 , no energy transferred to O/p.

Step 4 ($t-t$) (Fig. 5 and 6): S_1 and S_2 are OFF, through diodes body of S_1 and S_2 primary current charges C_1 . At the end of this step, S_1 and S_2 are switched ON (half switching cycle are finish). For the other half cycle, inverter goes for same steps 1-4, S_1 and S_2 are ON instead of S_3 and S_4 .

Step 5 ($t = t-t$): S_1 and S_2 are ON same period is beginning. The energy are flow from capacitor C_1 to the O/p.

Step 6 ($t = t-t$): S_1 is ON and S_2 is OFF. The energy stored from previous step absolutely transfer to the dc link apacitor.




Fig. 3: Step 2 ($t = t-t$)




Fig. 5: Step 4 ($t = t-t$)




Fig. 4: Step 3 ($t = t-t$)




Fig. 6: Typical waveforms for modes of operation

Step 7 ($t = t-t$): S. OFF, the primary current circulates through the diode D. and S.




Fig. 7: The 5-level DCI

Step 8 ($t = t-t$): S_1 and S_5 are OFF, through diodes body of S_1 and S_5 primary current charges the capacitor C_1 . At end of this step, S_1 and S_5 are switched ON. O/p voltage regulation done by using a standard control methodology that controlling D . D is defined as the time during first half cycle (S_1 and S_5 are ON) or during the second half cycle (S_1 and S_5 are both ON). The inverter control implemented by using PWM technology (Patella *et al.*, 2003; Zhang *et al.*, 2013).

The 5 level DCI (using direct pulse generator): The voltage of each capacitor is same ($V_{dc}/4$). Thereby, the voltage on each switch is $V_{dc}/4$. The modes of switches VS magnitude of O/p voltage are listed in Table 1. The 4 switches for each mode (ON) and 4 switches (OFF) with different O/p (Gao *et al.*, 2010; Loh *et al.*, 2007a, b, 2008). DC bus voltage share into 5 levels by 4 capacitors C_1 - C_4 connected in series. A knowing as the neutral point as shown as in Fig. 7 and 8.




Fig. 8: Sector divisions of conventional 5-level

Table 1: The 5-level DCI switching sequence vs. O/p voltage magnitude

O/P voltage	S_1	S_2	S_3	S_4	S_5	S_6	S_7	S_8
$V_{DC}/2$	ON	ON	ON	ON	OFF	OFF	OFF	OFF
$V_{DC}/4$	OFF	ON	ON	ON	ON	OFF	OFF	OFF
Zero	OFF	OFF	ON	ON	ON	ON	OFF	OFF
$-V_{DC}/2$	OFF	OFF	OFF	ON	ON	ON	ON	OFF
$-V_{DC}/4$	OFF	OFF	OFF	OFF	ON	ON	ON	ON

RESULTS AND DISCUSSION

Proposed 7-level diode clamped inverter: Depending on the rules (1:3), 7-level DCI configured from six capacitors, 30 diodes and 12 switches!. Proposed 7-level DCI with 6 capacitors, 12 diodes and 8 switches as in Fig. 9. By




Fig. 9: Proposed 7-level DCI




Fig. 10: The 7-level DCI O/p voltage

cancellation 18 diodes and 4 switches, compensation by new control strategy. Proposed inverter gives same levels with fewer elements, cost and complexity.

Switching scheme is to warranty that switches action in tangent style. O/p voltage V_{an} has seven cases ($V_{dc}/2$), ($V_{dc}/4$), ($V_{dc}/8$), (0), ($-V_{dc}/8$), ($-V_{dc}/4$), ($-V_{dc}/2$) as shown in Fig. 10. These 7 cases achieved when depending on the newer logic states:

- Upper switches (S_1 - S_4) be ON and all lower switches (S_5 - S_8) be OFF to get ($V_{dc}/2$)
- Switches (S_1 - S_4) be ON, S_5 and all lower switches (S_6 - S_8) be OFF to get ($V_{dc}/4$)
- Switches (S_1 and S_3) be ON, S_2 , S_4 and all lower switches (S_5 - S_8) be OFF to get ($V_{dc}/8$)
- Switches (S_1 and S_3) be ON (S_2 - S_4) be OFF to get (zero)
- Switches (S_1 and S_3) be ON, S_2 , S_4 and all upper switches (S_5 - S_8) be OFF to get ($-V_{dc}/2$)
- Switches (S_1 - S_4) be ON, S_5 and all upper switches (S_6 - S_8) be OFF to get ($-V_{dc}/4$)
- Lower switches (S_5 - S_8) be ON and all upper switches (S_1 - S_4) be OFF to get ($-V_{dc}/8$) (Table 2). Using direct pulse generator

Control strategies In MATLAB program by using the parameters in source block of each switch (amplitude, period, pulse width and phase delay) by issuing a square wave at fixed intervals are called pulse generator. Amplitudes are one for all switches with period $1/f$, phase delay and pulse width are changing depending on Table 2. As an example switch, 1 is one time ON in $V_{dc}/2$ O/p and OFF for all other time, works of 10% from life cycle.

Table 2: Proposed 7 level DCI switching sequence vs. O/p voltage

O/P voltage	S_1	S_2	S_3	S_4	S_5	S_6	S_7	S_8
$V_{dc}/2$	ON	ON	ON	ON	OFF	OFF	OFF	OFF
$V_{dc}/4$	OFF	ON	ON	ON	OFF	OFF	OFF	OFF
$V_{dc}/8$	OFF	OFF	ON	ON	OFF	OFF	OFF	OFF
Zero	OFF	OFF	OFF	ON	ON	OFF	OFF	OFF
$-V_{dc}/2$	OFF	OFF	OFF	OFF	ON	ON	OFF	OFF
$-V_{dc}/4$	OFF	OFF	OFF	OFF	ON	ON	ON	OFF
$-V_{dc}/8$	OFF	OFF	OFF	OFF	ON	ON	ON	ON
$-V_{dc}/4$	OFF	OFF	OFF	OFF	ON	ON	ON	OFF
$-V_{dc}/2$	OFF	OFF	OFF	OFF	ON	ON	OFF	OFF
Zero	OFF	OFF	OFF	ON	ON	OFF	OFF	OFF

Switch 1 works without delay, so phase delay equal to zero and pulse width equal to 12.5% of the period. Switch 2 works without delay, so, phase delay equal to zero also. Switch 2 is two time ON in $V_{dc}/2$ and $V_{dc}/4$, OFF for all other time, so, pulse width equal to 25% of the period and so on for other switches as Fig. 11. This inverter prepared according to the next specifications:

- I/p Voltage $V_{dc} = 440$ V
- Capacitors 100μ Farad
- Switching frequency $f_s = 50$ kHz
- O/p voltage 440 V pk-pk
- $V_{dc} = V_{dc1} + V_{dc2} + V_{dc3} + V_{dc4} + V_{dc5}$
- $V_{dc1} = V_{dc2} = V_{dc3} = V_{dc4} = V_{dc5} = V_{dc}/4$
- Period time $= 1/f$

One of the main advantages of this design is the THD, classical 7 level DCI which configured from 6 capacitors, 30 diodes and 12 switches had about 23.52 % THD while proposed inverter has only 21.89% as in Fig. 12 and 13.

Comparing classic and proposed topology for 7 level DCI are shown in Table 3. Both of them have same levels but newer one configured with fewer diodes and switching devices, the most important advantages are THD.




Fig. 11: Pulse width and Phase delay for upper and lower switches

Sampling time	= 5e-07 s
Samples per cycle	= 40
DC component	= 7.969e-08
Fundamental	= 40.88 peak (28.91 rms)
Total Harmonic Distortion (THD)	= 23.52%
Maximum harmonic frequency used for THD calculation	= 950000.00 Hz (19th harmonic)
0 Hz (DC):	0.00 270.0°

Fig. 12: Conventional 7-level DCI THD

Sampling time	= 5e-07 s
Samples per cycle	= 40
DC component	= 0.7707
Fundamental	= 46.37 peak (32.79 rms)
Total Harmonic Distortion (THD)	= 21.89%
Maximum harmonic frequency used for THD calculation	= 950000.00 Hz (19th harmonic)
0 Hz (DC):	0.77 90.0°

Fig. 13: Proposed 7-level DCI THD

Table 3: Classic and proposed topology comparison

Topology	No. of capacitors	No. of diodes	No. of switches	THD(%)
Classic topology	6	30	12	23.520
Proposed topology	6	12	8	21.890

CONCLUSION

Inverter levels growing, amount of semiconductors are growing also, this leads to increase losses, cost, control complexity (especially more than 5 level). Changing control strategy offer to us a new design of 7-level DCI (configured only from 6 capacitors, 12 diodes and 8 switches. Proposed 7-level DCI resolve

almost all the prior problems, it produces the same level number with fewer elements and less THD (21.89%). A new design of 7-level DCI using fewer elements, smaller size and installation cost with maximum efficiency.

ACKNOWLEDGEMENT

I would like to thank my colleagues who helped me a lot in finalizing this project and for comments that greatly improved the manuscript.

REFERENCES

- Bouhali, O., B. Francois, E.M. Berkouk and C. Saudemont, 2007. DC link capacitor voltage balancing in a three-phase diode clamped inverter controlled by a direct space vector of line-to-line voltages. IEEE. Trans. Power Electron., 22: 1636-1648.
- Bowes, S.R. and D. Holliday, 2006. Comparison of pulse-width-modulation control strategies for three-phase inverter systems. IEE Proc. Electr. Power Appl., 153: 575-584.
- Colak, I., E. Kabalci and R. Bayindir, 2011. Review of multilevel voltage source inverter topologies and control schemes. Energy Convers. Manage., 52: 1114-1128.
- Gao, F., P.C. Loh, F. Blaabjerg, R. Teodorescu and D.M. Vilathgamuwa, 2010. Five-level Z-source diode-clamped inverter. IET. Power Electron., 3: 500-510.
- Holmes, D.G. and B.P. McGrath, 2001. Opportunities for harmonic cancellation with carrier-based PWM for a two-level and multilevel cascaded inverters. IEEE. Trans. Ind. Appl., 37: 574-582.

- Lega, A., 2007. Multilevel converters: Dual two-level inverter scheme. Ph.D Thesis, University of Bologna, Bologna, Italy.
- Lin, B.R. and D.J. Chen, 2002. Single-phase neutral point clamped AC/DC converter with the function of power factor corrector and active filter. *IEE. Proc. Electr. Power Appl.*, 149: 19-30.
- Loh, P.C., F. Gao and F. Blaabjerg, 2008. Topological and modulation design of three-level Z-source inverters. *IEEE. Trans. Power Electron.*, 23: 2268-2277.
- Loh, P.C., F. Gao, F. Blaabjerg, S.Y.C. Feng and K.N.J. Soon, 2007b. Pulsewidth-modulated Z-source neutral-point-clamped inverter. *IEEE. Trans. Ind. Appl.*, 43: 1295-1308.
- Loh, P.C., S.W. Lim, F. Gao and F. Blaabjerg, 2007a. Three-level Z-source inverters using a single LC impedance network. *IEEE. Trans. Power Electron.*, 22: 706-711.
- Mohan, N., T.M. Undeland and W.P. Robbins, 2003. *Power Electronics: Converters, Applications and Design*. 3rd Edn., John Wiley & Sons, Hoboken, New Jersey, USA., ISBN:9780471226932, Pages: 802.
- Patella, B.J., A. Prodic, A. Zirger and D. Maksimovic, 2003. High-frequency digital PWM controller IC for DC-DC converters. *IEEE. Trans. Power Electron.*, 18: 438-446.
- Rashid, M.H., 2009. *Power Electronics Circuits, Devices and Applications*. 3rd Edn., Pearson, London, UK., ISBN:9789861549132, Pages: 880.
- Rodriguez, J., J.S. Lai and F.Z. Peng, 2002. Multilevel inverters: A survey of topologies, controls and applications. *IEEE Trans. Ind. Electron.*, 49: 724-738.
- Zhang, Y., W. Xie, Z. Li and Y. Zhang, 2013. Model predictive direct power control of a PWM rectifier with duty cycle optimization. *IEEE. Trans. Power Electron.*, 28: 5343-5351.